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Abstract: We propose a software-based approach using dynamic voltage overscaling to
reduce the energy consumption of HPC applications. This technique aggressively lowers
the supply voltage below nominal voltage, which introduces timing errors, and we use
ABFT to provide fault tolerance for matrix operations. We introduce a formal model for
and design optimal polynomial-time solutions to execute a linear chain of tasks. Simulation
results obtained for matrix multiplication demonstrate that our approach indeed leads to
significant energy savings, compared to the standard algorithm that always operates at
nominal voltage.
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Algorithmes re´duisant drastiquement le voltage pour
l’exe´cution e´nerge´tiquement efficace de workflows soumis a`
des erreurs de temporisation
Re´sume´ : Nous proposons une approche logicielle base´e sur la diminution du voltage
pour re´duire la consommation e´nerge´tique des applications HPC. Cette technique diminue
tre`s fortement le voltage, en dessous du voltage nominal. Cela introduit des erreurs de
temporisation et nous utilisons l’approche ABFT (Algorithm-Based Fault Tolerance) pour
assurer la tole´rance aux pannes d’ope´rations matricielles. Dans ce but, nous introduisons un
mode`le formel et pre´sentons des solutions optimales en temps polynomial pour exe´cuter des
chaˆınes de taˆches. Les re´sultats des simulations obtenus pour des multiplications de matrices
montrent que notre approche permet de re´aliser des e´conomies d’e´nergie significatives par
rapport a` l’algorithme standard ope´rant toujours au voltage nominal.
Mots-cle´s : HPC, tole´rance aux pannes, ve´rification, ABFT, erreurs de temporisation
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1 Introduction
Reducing energy consumption has become a key challenge, for both economical and envi-
ronmental reasons. In the scope of High-Performance Computing (HPC), green computing
encompasses the design of energy-efficient algorithms, circuits, and systems. The dynamic
power consumption of microprocessors is typically of the form αfV 2, where α denotes the
effective capacitance, f the frequency and V the operating voltage [1, 9]. One approach to
reduce the energy consumption is thus to lower the frequency and/or the voltage at which
cores operate. This approach is called Dynamic Voltage and Frequency Scaling (DVFS). Low-
ering the supply voltage may seem the best option because it has a quadratic impact on the
dynamic power, while frequency has only a linear impact. Voltage and frequency, however,
cannot be set independently and at any value. Indeed, the lower the voltage, the higher the
circuit latency, that is, the longer delay for logic gates to produce their outputs. Therefore,
for any frequency value, there is a minimal threshold or nominal voltage Vth, at which the
core can safely be used. In practice, given a choice for the frequency, one always sets the
voltage at this threshold value, because using a higher voltage would lead to paying more
energy without any benefit.
For a given frequency, if the core is used at a voltage below the nominal voltage Vth,
timing errors could happen, that is, the results of some logic gates could be used before their
output signals reach their final values. The output of the circuitry would then be incorrect
and the result of the overall computation, at the core level, could be incorrect. Here we
intentionally used the conditional “could” repeatedly. Firstly, the whole circuitry could still
produce a correct result even if some logic gates suffered from timing errors. Secondly, not
all computation paths in a core have the same latency; the threshold voltage is computed
for the worst case and not all computations correspond to the worst case. Thirdly, there are
process variations in the production of cores and, once again, the threshold voltage is defined
so that the worst core works safely at that setting. For all these reasons, there is a significant
probability that a computation performed below nominal voltage completes successfully, at
least if the voltage is not “too low”. Moreover, circuit manufacturers keep a safety margin.
Cores are specified to be run under a supply voltage Vdd, which is considerably larger than the
threshold (Vdd > Vth). How to take advantage of these potential margins to reduce voltage
and, thus, energy consumption?
A first approach is called near-threshold computing (NTC) [3, 10], where the supply voltage
is chosen very close to (but larger than) the threshold voltage (Vdd ≈ Vth). Work in that
scope mainly concerns the design of NTC circuits that operate safely and (almost) as quickly
as non-NTC circuits, while providing great energy savings. A more aggressive approach is
to use cores with a supply voltage below the threshold voltage (Vdd < Vth), which is called
voltage overscaling [6, 8, 7]. Most existing work targeting voltage overscaling is hardware
oriented and requires special hardware mechanisms to detect timing errors [6, 8, 7]. Our
work is among the very few existing purely software-based approaches that do not require
any special hardware [11]. Because cores are operated below threshold voltage, they may be
victims of timing errors. These timing errors may induce silent data corruptions (SDC): the
output of the Arithmetic and Logic Unit (ALU) may be incorrect. Therefore, using cores
in such a context requires to have mechanisms to detect these errors and to correct them.
Furthermore, the energy cost of these detection and correction mechanisms should not offset
the energy saving due to the low operational voltage.
One key characteristic of voltage overscaling makes it fundamentally different from most
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work on resilience for High-Performance Computing (HPC) applications. Indeed, an ubiqui-
tous assumption in HPC is that failures are random. In other words, like lightning, failures
do not strike twice “at the same place”. A consequence of this lightning assumption is used
in most, if not all, fault-tolerant solutions for HPC. Assume that your computation has been
the victim of a fault. Then, whatever your preferred fault-tolerant solution, you are going to
re-execute your application one way or the other, in the same computational context. (This
re-execution may be a temporal later-on re-execution, through a checkpoint-rollback mecha-
nism, a simultaneous spatial re-execution through replication, etc.) Because of the lightning
assumption, we know that with high probability the re-execution will not be the victim of the
same failure. If we are unlucky, the re-execution will also fail, but because of another failure:
the lightning will strike somewhere else.
On the contrary, faults are timing errors in our context: a signal is used before the
processor circuitry has finished computing it. Therefore, these timing errors are deterministic:
if the very same computation is performed in the very same context (temperature, voltage,
operands, content of registers, history of instructions, etc.), the very same faulty result will
be produced. In other words, the lightning always strikes twice! Consequently, none of the
many existing solutions for dealing with failures in HPC can be used to cope with failures in
a voltage overscaling context. Because timing errors are reproducible1, we have no choice but
to re-execute faulty computations in a different context.
In this paper, we investigate whether one can aggressively use voltage overscaling, in
a purely software-based approach, to reduce the energy cost of executing a chain of tasks.
We illustrate this approach using matrix multiplication. The bottom-line question is the
following: is it possible to obtain the (correct) result of a matrix multiplication for a lower
energy budget than that of the best DVFS solution? As in common blocking approaches such
as [2], the matrix multiplication is decomposed into a series of multiplications of submatrices.
In order to detect potential errors in the product of these submatrices, we use an Algorithm-
Based Fault Tolerance (ABFT) [5] version of matrix multiplication. The rough idea would
be to execute an elementary matrix multiplication at a very low voltage and to check its
correctness through ABFT. If the result are incorrect, we would then recompute it in another
setting, that is, at a higher voltage, or in the worst case at the nominal voltage. We assume
the energy cost of executing an elementary matrix multiplication at each available voltage is
known, as well as the probability of encountering silent data corruptions at each voltage. The
algorithmic problem is then to decide, knowing these costs and probabilities, at which voltage
to start executing the elementary matrix multiplications and at which voltage to re-execute
them in case of failure. Should we go directly for the nominal voltage or should we risk once
again an execution at a voltage below threshold?
We stress a major difference between our work and other algorithmic work focusing on
finding “good” tradeoffs between performance (e.g., execution time, throughput) and energy
consumption. In this work we solely target energy minimization. This is because we use a
fixed frequency (hence guaranteeing performance), and use aggressive voltage overscaling to
save energy. The main contributions of this paper are:
• A formal model for the problem. This includes the mathematical consequences of the
“failure strikes twice” property when computing conditional probabilities.
• An optimal polynomial-time strategy to execute either a single task or a linear chain of
1Although timing errors are deterministic, they cannot be forecast in practice. Indeed, this would require
to consider all potential parameters in the execution: voltage, temperature, operands, content of registers, etc.
RR n° 8682
Voltage Overscaling Algorithms for Energy-Efficient Workflow Computations 5
tasks.
• A set of simulations showing that this approach does lead to significant energy savings.
The rest of this paper is organized as follows. In Section 2 we introduce a formal method for
timing errors. We present optimal algorithms in Section 3 and their evaluation in Section 4.
We provide some final remarks in Section 5.
2 Model
In this section, we formally state our assumptions on timing errors. Then we introduce
main notations. Finally, we investigate the impact of the assumptions on timing errors on
the conditional probabilities of success/failure. Once again, because of the “lightning strikes
twice” property, conditional properties are completely different from what is usually enforced
for the resilience of HPC applications.
2.1 Timing errors
Silent errors caused by electro-magnetic radiation or cosmic rays strike the system randomly.
On the contrary, timing errors are more deterministic in nature. Suppose that a timing error
has occurred under a given execution scenario (voltage, frequency, data input, etc.). Then
the same error will occur with very high probability for another execution under the same
scenario. Fundamentally, timing errors occur because one adjusts the system’s operating
voltage below the threshold voltage Vth, for a given frequency. Lowering the voltage increases
the delay of the circuit, thereby potentially impactimg the correctness of the computation.
Different operations within the ALU may have different critical-path length. Similarly, for a
given operation, different sets of operands may lead to different critical-path lengths (take a
simple addition and think of a carry rippling to different gates depending upon the operands).
In a nutshell, operations and operands are not equal with respect to timing errors.
In this paper, we focus on a fixed frequency environment. Timing errors depend upon the
voltage selected for execution, and we model this with the following two assumptions:
Assumption 1. Given a computation and an input I, there exists a threshold voltage Vth(I):
using any voltage V below the threshold (V < Vth(I)) will always lead to an incorrect result,
while using any voltage above that threshold (V ≥ Vth(I)) will always lead to a successful
execution. Note that different inputs for the same computation may have different threshold
voltages.
Assumption 2. When a computation is executed under a given voltage V , there is a prob-
ability pV that the computation fails, i.e., produces at least one error, on a random input.
This failure probability is computed as pV = | If (V )|/| I |, where I denotes the set of all pos-
sible inputs and If (V ) ⊆ I denotes the set of inputs for which the computation will fail at
voltage V . Equivalently, this is the set whose threshold is strictly larger than V , according to
Assumption 1.
For any two voltages V1 and V2 with V1 ≥ V2, we have If (V1) ⊆ If (V2) (because of
Assumption 1), hence pV1 ≤ pV2.
Since timing errors are essentially silent errors, they do not manifest themselves until
the corrupted data has led to an unusual application behavior, which may be detected long
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after the error has occurred, wasting the entire computation done so far. Hence, an error-
detection mechanism is necessary to ensure timely detection of timing errors, for instance,
after the execution of each task. In this paper, we apply Algorithm-Based Fault Tolerance
(ABFT), which uses checksums to detect errors. ABFT has been shown to work well on
matrix operations with low overhead. However, we stress that the algorithms presented in
Section 3 are fully general and agnostic of the error-detection technique (checksum, error
correcting code, coherence tests, etc.).
To the best of our knowledge, the only paper targeting a pure algorithmic approach for
near-threshold computing or voltage overscaling is [11]. The work in [11] also considers matrix
multiplication using ABFT. However, it makes the classical assumption that failures do not
strike twice, which does not apply to timing errors. Their approach only works when ABFT
can detect and correct all the errors striking during the computation of an elementary matrix
product. In practice, ABFT is limited to single error correction, which makes their approach
viable only for smaller matrix blocks and infrequent errors. Timing errors will strike often
when using very low voltages to decrease energy consumption.
2.2 Notations
We consider computational workflows G = (T , E), that can be modeled as a linear chain
of n tasks, with T = {T1, T2, · · · , Tn} and E = ∪n−1i=1 {(Ti, Ti+1)}. All tasks have the same
computational weight, including the work to verify the correctness of the result at the end.
Hence, all tasks have same execution time and energy consumption under a fixed voltage
and frequency setting. This framework applies to matrix multiplication, which we use to
instantiate our model in Section 4.
We set the frequency to be the lowest possible one in the system, because the system is
less prone to timing errors with reduced frequency, and because power consumption decreases
linearly with the frequency. To reduce the energy consumption, we apply dynamic voltage
overscaling (DVOS), which enables the tradeoff between energy cost and failure probability.
Suppose the platform can choose an operating voltage among a set V = {V1, V2, · · · , Vk} of
k discrete values, where V1 < V2 < · · · < Vk. Each voltage V` has an energy cost per task c`
that increases with the voltage, i.e., c1 < c2 < · · · < ck. Based on Assumption 2, each voltage
V` also has a failure probability p` that decreases with the voltage, i.e., p1 > p2 > · · · > pk.
We assume that the highest voltage Vk is the nominal voltage Vth with failure probability
pk = 0, guaranteing error-free execution for all possible inputs. For convenience, we also use
a null voltage V0 with failure probability p0 = 1 and null energy cost c0 = 0.
Switching the operating voltage also incurs an energy cost. Let o`,h denote the energy
consumed to switch the system operating voltage from V` to Vh. We have o`,h = 0 if ` = h
and o`,h > 0 if ` 6= h. Moreover, we assume that the voltage switching cost follows the
triangle inequality, i.e., o`,h ≤ o`,p + op,h for any 1 ≤ `, h, p ≤ k, which is true in practice.
It basically says that, to switch from V` to Vh, no energy will be gained by first switching
to an intermediate voltage Vp and then switching to the target voltage Vh. The objective is
to determine a sequence of voltages to execute each task in the chain, so as to minimize the
expected total energy consumption.
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2.3 Conditional probabilities
We now consider the implications of Assumptions 1 and 2 on the success and failure prob-
abilities of successive executions of a task until success. For the ease of writing, we assume
that the execution of each task has already failed under the null voltage V0 (at energy cost
c0 = 0).
Lemma 1. Consider a sequence of m voltages 〈V1, V2, · · · , Vm〉, where V1 < V2 < · · · < Vm
under which a given task is going to be executed.
(i) For any 1 ≤ ` ≤ m, given that the execution of the task has already failed under
voltages V0, V1, · · · , V`−1, the probability that the task execution will fail under voltage V` on
the same input is
P(V`-fail | V0V1 · · ·V`−1-fail) = p`
p`−1
(ii) For any voltage V`, where 1 ≤ ` ≤ m, let P(V`-fail) denote the probability that the task
execution fails at all voltages V0, V1, · · · , V`, and let P(V`-succ) denote the probability that the
task execution fails at voltages V0, V1, · · · , V`−1 but succeeds at V`. We have
P(V`-fail) = p`
P(V`-succ) = p`−1 − p`
Proof. We prove property (i) using the fundamental assumptions on the error model — As-
sumptions 1 and 2. The task under study is the execution of some computation on some input
I. Since this task execution has failed under voltages V0, V1, · · · , V`−1, we know that input I
satisfies I ∈ ⋂`−1h=0 If (Vh) = If (V`−1), where If (Vh) denotes the set of inputs on which the
computation will fail under voltage Vh. Then, the task execution will fail under voltage V`
if input I also falls in If (V`) ⊆ If (V`−1). Given that the input is randomly chosen (we have
no a priori knowledge on it), the probability is P(V`-fail | V0V1 · · ·V`−1-fail) = | If (V`)|| If (V`−1)| =
| If (V`)|/| I |
| If (V`−1)|/| I | =
p`
p`−1 .
To prove (ii), we note that, in both cases, the task has failed under all voltages before V`.
Using the result of (i), we get P(V`-fail) =
∏`
h=1 P(Vh-fail | V0 · · ·Vh−1-fail) =
∏`
h=1
ph
ph−1 = p`,
and P(V`-succ) =
(∏`−1
h=1 P(Vh-fail | V0 · · ·Vh−1-fail)
)
×
(
1 − P(V`-fail | V0 · · ·V`−1-fail)
)
=(∏`−1
h=1
ph
ph−1
)
·
(
1− p`p`−1
)
= p`−1 − p`.
3 Optimal Solution
In this section, we introduce a dynamic programming algorithm to minimize the expected
energy consumption for executing a linear chain of tasks. We start with a single task (Sec-
tion 3.1) before moving to a linear chain (Section 3.2).
3.1 For a single task
We first focus on a single task. The following result gives the expected energy consumption
for any given voltage sequence starting at the current system voltage (preset voltage Vp before
the first execution) and ending at the nominal voltage Vm = Vk (which guarantees successful
completion).
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Lemma 2. Suppose a sequence L = 〈V1, V2, · · · , Vm〉 of m voltages is scheduled to execute a
task, where V1 < V2 < · · · < Vm, V1 = Vp, and Vm = Vk. The expected energy consumption is
E(L) = c1 +
m∑
`=2
p`−1 (o`−1,` + c`) (1)
Proof. The task may be completed before all voltages in the sequence are used, so let
P(V`-exec) be the probability that voltage V` is actually used to execute the task, which
happens when voltage V`−1 has failed. Since the first voltage V1 is always used, we have
P(V1-exec) = 1, and the corresponding energy consumed is P(V1-exec)c1 = c1. For 2 ≤ ` ≤ m,
based on Lemma 1(ii), we have P(V`-exec) = P(V`−1-fail) = p`−1, so the expected energy con-
sumption of V` is P(V`-exec)(o`−1,`+c`) = p`−1(o`−1,`+c`). Summing up the expected energy
of all voltages in the sequence leads to the result.
Lemma 2 shows that the expected energy consumed by a voltage in any sequence is (only)
related to the failure probability of the voltage immediately preceding it. We make use of
this property to design a dynamic programming algorithm.
Theorem 1. To minimize the expected energy consumption for a single task, the optimal
sequence of voltages to execute the task with a preset voltage Vp ∈ V of the system can be
obtained by dynamic programming with complexity O(k2).
Proof. Let L∗s denote the optimal sequence of voltages among all possible sequences that start
with voltage Vs ∈ V, and when the system preset voltage is also at Vs. Let E(L∗s) denote
the corresponding expected energy consumption by carrying out this sequence. According to
Lemma 2, adding a new voltage before any sequence of voltages will only affect the expected
energy of the first voltage in the original sequence. By using this property, we can formulate
the following dynamic program to compute
E(L∗s) = cs + min
s<`≤k
{E(L∗` )− c` + ps(os,` + c`)}
= cs + min
s<`≤k
{E(L∗` ) + psos,` + (ps − 1)c`} (2)
and the optimal sequence starting with voltage Vs is constructed as L
∗
s = 〈Vs, L∗`′〉, where
`′ = arg min
s<`≤k
{E(L∗` ) + psos,` + (ps − 1)c`} .
The dynamic program is initialized with E(L∗k) = ck and L
∗
k = 〈Vk〉, and it is computed based
on Equation (2) for s = k − 1, · · · , 1. The complexity is clearly O(k2). This formulation
ensures that every sequence L∗s for s = 1, · · · , k ends with the nominal voltage Vk, so the task
is guaranteed to be completed.
The optimal expected energy given a preset voltage Vp is then given by
E∗(Vp) = min
1≤s≤k
{op,s + E(L∗s)}
and the optimal voltage sequence to execute the task with preset voltage Vp is
L∗(Vp) = L∗s′
where s′ = arg min1≤s≤k {op,s + E(L∗s)}.
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3.2 For a linear chain of tasks
We now present a dynamic programming algorithm to execute a linear chain T1 ≺ T2 ≺ · · · ≺
Tn of n tasks. We point out that, due to the voltage switching cost, the optimal sequence of
voltages to execute each task depends on the terminating voltage of the preceding task as well
as the expected energy consumption to execute the subsequent tasks. Hence, the sequence
could be very different for different task counts.
We first define some notations. Let L∗s(Ti) denote a sequence of voltages that starts with
Vs for executing task Ti, and which leads to the optimal expected energy E(
−→
Ti , L
∗
s(Ti)) for
executing the sub-chain Ti ≺ · · · ≺ Tn. The optimal expected energy to execute Ti ≺ · · · ≺ Tn
with any preset voltage Vp ∈ V is therefore E∗(Vp,−→Ti) = min1≤s≤k{op,s + E(−→Ti , L∗s(Ti))}.
Lemma 3. Suppose a sequence L(Ti) = 〈V1, V2, · · · , Vm〉 of m voltages is scheduled to execute
task Ti, and suppose the preset voltage is equal to the first voltage, i.e., Vp = V1, and the last
voltage is equal to the nominal voltage, i.e., Vm = Vk, which guarantees the successful com-
pletion of Ti so that the subsequent tasks can be processed. The expected energy consumption
to execute the sub-chain Ti ≺ · · · ≺ Tn by carrying out sequence L(Ti) for task Ti and the
optimal sequence for each subsequent task is
E(
−→
Ti , L(Ti)) = c1 + (1− p1)E∗(V1,−−→Ti+1)
+
m∑
`=2
(
p`−1 (o`−1,` + c`)
+ (p`−1 − p`)E∗(V`,−−→Ti+1)
)
(3)
Proof. As in Lemma 2, the expected energy consumed by carrying out sequence L(Ti) for
task Ti can be similarly computed to follow Equation (1), i.e., c1 +
∑m
`=2 p`−1 (o`−1,` + c`).
For a linear chain of tasks, the optimal sequence of voltages to execute each task depends
on the terminating (successful) voltage of its preceding task. Suppose task Ti is successfully
executed by voltage V`, then the optimal expected energy to execute the rest of the chain
is E∗(V`,
−−→
Ti+1). Based on Lemma 1(ii), for any 1 ≤ ` ≤ m, the probability that task Ti is
successfully executed by V` is given by P(V`-succ) = p`−1 − p`. Hence, the expected energy
consumption by executing the remaining tasks is
∑m
`=1 (p`−1 − p`)E∗(V`,
−−→
Ti+1).
Summing up the expected energy for task Ti and for the rest of chain gives the result.
Theorem 2. To minimize the expected energy consumption for a linear chain of tasks, the
optimal sequence of voltages to execute each task, given the terminating voltage of its preceding
task (or given the preset voltage Vp of the system for the first task), can be obtained by dynamic
programming with complexity O(nk2).
Proof. Observe from Lemma 3 that the expected energy incurred by any voltage in a sequence
to execute a task is related to the failure probability of the voltage itself as well as that of
the immediately preceding voltage in the sequence. Hence, to determine the optimal voltage
RR n° 8682
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sequence to execute any task, we can establish the following dynamic program:
E(
−→
Ti , L
∗
s(Ti))
= cs + (1− ps)E∗(Vs,−−→Ti+1) + min
s<`≤k
{
E(
−→
Ti , L
∗
` (Ti))
−c` − (1− p`)E∗(V`,−−→Ti+1) + ps (os,` + c`)
+(ps − p`)E∗(V`,−−→Ti+1)
}
= cs + (1− ps)E∗(Vs,−−→Ti+1) + min
s<`≤k
{
E(
−→
Ti , L
∗
` (Ti))
+psos,` + (ps − 1)
(
c` + E
∗(V`,
−−→
Ti+1)
)}
for 1 ≤ i ≤ n− 1 and
E(
−→
Tn, L
∗
s(Tn))
= cs + min
s<`≤k
{
E(
−→
Tn, L
∗
` (Tn))− c` + ps (os,` + c`)
}
= cs + min
s<`≤k
{
E(
−→
Tn, L
∗
` (Tn)) + psos,` + (ps − 1)c`
}
for i = n. The optimal voltage sequence L∗s(Ti) for each task Ti is constructed as L∗s(Ti) =
〈Vs, L∗l′(Ti)〉, where l′ yields the minimum value of E(
−→
Ti , L
∗
s(Ti)) in the two equations above.
The dynamic program is initialized with E(
−→
Tn, L
∗
k(Tn)) = ck and L
∗
k(Tn) = 〈Vk〉, and
for 1 ≤ i ≤ n − 1, with E(−→Ti , L∗k(Ti)) = ck + E∗(Vk,
−−→
Ti+1) and L
∗
k(Ti) = 〈Vk〉. For each
task Ti, starting from i = n, we first compute E(
−→
Ti , L
∗
s(Ti)) and construct L
∗
s(Ti) for all
s = k − 1, · · · , 1, based on the dynamic programming formulation. Then, for all 1 ≤ h ≤ k,
we need to compute the optimal expected energy to execute the sub-chain Ti ≺ · · · ≺ Tn
when task Ti−1 terminates at voltage Vh:
E∗(Vh,
−→
Ti) = min
1≤s≤k
{oh,s + E(−→Ti , L∗s(Ti)}
and the optimal voltage sequence to execute task Ti when task Ti−1 terminates at voltage Vh:
L∗(Vh, Ti) = L∗s′(Ti)
where s′ = arg min1≤s≤k{oh,s +E(
−→
Ti , L
∗
s(Ti)}. After that, we can move on to task Ti−1. The
optimal expected energy to execute the entire chain with preset voltage Vp is then given by
E∗(Vp,
−→
T1), and we start executing the first task with voltage sequence L
∗(Vp, T1). Again, the
formulation ensures that the optimal sequence for each task ends with the nominal voltage
Vk, so all tasks are guaranteed to be completed.
For the complexity, the computation of both E(
−→
Ti , L
∗
s(Ti)) and E
∗(Vh,
−→
Ti) for each task
Ti takes O(k
2) time, and the complexity is obviously linear in the number of tasks.
4 Simulations
In this section, we evaluate the performance of the proposed dynamic programming solutions
using simulations. We instantiate the application workflow with matrix multiplication and
perform error detection (and correction) with ABFT.
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4.1 Application workflow
Consider the blocked version of the inner-product algorithm for computing the matrix product
C = A×B, where A and B are square and of size m×m. The block size is b, and the matrices
are partitioned into dmb e2 blocks (or submatrices). Assuming that all elements of matrix C
are initialized to zero, the following shows the sequential implementation of the algorithm:
for i = 1 to dmb e do
for j = 1 to dmb e do
for k = 1 to dmb e do
Ci,j ← Ci,j +Ai,k ×Bk,j
which forms a chain of n = dmb e3 tasks, with each task incurring O(b3) multiply-add opera-
tions. The block size b is chosen so as to enforce maximal cache re-use during the computation
of one task. Setting b too small, however, incurs a larger overhead in loading and storing the
data, thereby reducing the efficiency of the computation.
4.2 Algorithm-based fault tolerance
Algorithm-based fault tolerance (ABFT) is a technique developed by Huang and Abraham
[5] to detect, locate and correct errors in matrix operations with low computational overhead.
The idea is to add redundancy to the matrices in the form of checksums, whose property has
been shown to be consistently maintained during the computation of many matrix operations.
The following demonstrates the encoding scheme for the matrix multiplication C = A×B.
First, define the column checksum matrix of matrix A as Ac :=
(
A
eTA
)
, where e =
[1, 1, · · · , 1]T is an all-one column vector. Define the row checksum matrix of matrix B as
Br :=
(
B Be
)
. Finally, define the full checksum matrix of matrix C as Cf :=
(
C Ce
eTC eTCe
)
.
Now, instead of multiplying the original matrices A and B, we multiply the checksum matrices
Ac and Br, which produces the full checksum matrix Cf as follows:
Ac ×Br =
(
A
eTA
)
× (B Be)
=
(
AB ABe
eTAB eTABe
)
=
(
C Ce
eTC eTCe
)
= Cf
Suppose that an error has occurred during the above computation, then the checksum
property in matrix Cf will no longer be satisfied, which can be easily detected by recomputing
the checksums of Cf and comparing them to the results in the matrix product. Moreover, if
only one error has occurred, then exactly one row and one column will violate the checksum
property. In this case, we can locate the error (at the intersection of the inconsistent row
and inconsistent column) and then correct it (by reversing the checksum computation). The
same encoding scheme also works for matrix addition, thus we can apply it to detecting and
(possibly correcting some) errors after each iteration of the blocked algorithm shown in the
Section 4.1.
The overhead of performing ABFT on matrix blocks of size b, including the computa-
tion of the checksums themselves, the extra computation during the multiplication, and the
error detection and correction, takes O(b2) operations, which is much lower than the O(b3)
operations in the matrix multiplication for reasonable block sizes.
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Figure 1: Set of voltages of a FPGA multiplier block and the associated error probabilities
measured on random inputs at 90MHz and 27◦C [4].
4.3 Simulation setup
This section describes the various parameters used to instantiate the model. In the simulation,
we assume that timing errors occur only in the ALU, while the memory is protected and is
thus error-free.
Matrix parameters We set the dimension of the matrices to be m = 16384, and vary
the block size b in the simulation. The maximum block size is set to be 256 for cache
efficiency. The number of tasks is n = dm/be3 = d16384/be3. For fault tolerance, the
matrices are protected by the ABFT scheme described above. Hence, the computation of
each task requires w = b(b + 1)2 + σ operations, where σ denotes the overhead of initiating
the matrix multiplication, which essentially prevents the use of very small block sizes. In the
simulation, the overhead is assumed to be equivalent to multiplying two matrices of size 8×8,
i.e., σ = 83 = 512. The time to compute each task is therefore t = τ · w/η, where τ = 1/f
denotes the time to do one cycle at frequency f and η denotes the percentage of the peak
processor performance that can be efficiently utilized. Since optimized matrix multiplication
codes are known to have a high efficiency, we set η = 0.8 in the simulation.
Platform setting We adopt the set of voltages and the associated failure probabilities
due to timing errors measured in [4] for a field-programmable gate array multiplier block at
f = 90MHz and 27◦C. Figure 1 shows the set V of available voltages, as well as the error
probability p
(1)
` of each voltage V` ∈ V when performing a single operation on a random input.
We take the zero margin voltage 1.54V that produces no error for all inputs as the nominal
voltage Vk. As some timing errors can be mitigated by hardware recovery mechanisms with
little extra overhead, such as the technique reported in [4], they will not show up at the
application level. Hence, we scale the associated error probability of each voltage by a factor
of γ, which will be varied as a parameter in the simulation. For any voltage V` ∈ V, the
probability of having at least one error in the computation of a task can therefore be computed
as p` = 1− (1− p(1)` /γ)w.
Energy cost The dynamic power consumption of microprocessors is typically modeled as
P (V, f) = αfV 2 [1, 9], where α denotes the effective capacitance, f the frequency, and V the
operating voltage. By scaling the unit of power, we can assume wlog that αf = 1 under a
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fixed frequency. Hence, for a given voltage V` and a block size b, the energy consumed to
execute one task can be computed as c` = V
2
` t, where t is the time to execute the task. Note
that we ignore the energy cost due to the O(b2) load and store operations in order to execute
the task, which is incurred regardless of the execution algorithm.
The energy consumption to switch the operating voltage is assumed to be a linear function
of the difference between the starting voltage and ending voltage. We model the switching
energy as
o`,h =
{
0, if ` = h
β · |V`−Vh|Vk−V1 otherwise
(4)
where β denotes the cost to switch between the nominal voltage Vk and the lowest possible
voltage V1. In the simulation, we will vary β to capture the relative cost of voltage switching
compared to computing.
4.4 Evaluating algorithms
We evaluate the following algorithms and compare their performance. For all algorithms, the
preset voltage is set to be the nominal voltage to begin the computation.
• N-Voltage: This is the baseline algorithm that applies near-threshold computing and
always uses the nominal voltage Vth = Vk to execute all the tasks. Note that many
systems operate under a supply voltage Vdd that is higher than the nominal voltage, so
their energy consumption is at least as high as the N-Voltage algorithm.
• DP1-detect & DP1-correct : These two algorithms use the dynamic program for a single
task described in Section 3.1. Specifically, they apply the optimal sequence of voltages
computed for one task to all the tasks in the chain. The expected energy consumption
can be computed iteratively based on Equation (3). DP1-detect uses ABFT for error
detection, and in case of error it re-executes the task with a higher voltage. DP1-correct
also does error correction if exactly one error is detected, so that re-execution is not
necessary in that case. If more than one error occurs, then DP1-correct also re-executes
the task.
• DPn-detect & DPn-correct : These two algorithms work similarly as the previous ones,
using ABFT for error detection and correction, but they make direct use of the dynamic
program for a chain of tasks described in Section 3.2. They are able to better take
switching costs into account than DP1-detect & DP1-correct .
Due to the additional checksums in ABFT, the number of operations to execute each task
in the DP-based algorithms is b(b + 1)2 instead of b3. Because the DPn-correct and DP1-
correct algorithms are able to correct up to one error, the failure probability of a voltage V`
becomes the probability of having at least two errors in the execution, which for a task with
w operations can be computed as
p` = 1−
(
1− p
(1)
`
γ
)w
−
(
w
1
)
·
(
1− p
(1)
`
γ
)w−1
· p
(1)
`
γ
Since computational errors in matrix multiplication do not propagate, the above probability
is a pessimistic estimation: indeed, more than two errors can be corrected if they happen to
occur on the same element in matrix C. The extra overhead to correct an error is simply one
additional operation.
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Figure 2: Impact of b and γ on the expected energy consumption for zero voltage switching
cost. Only the results for the DPn-correct algorithm are shown in (c).
4.5 Simulation results
We now present the simulation results. The first set of experiments is devoted to the evaluation
of the algorithms when the voltage switching cost β is set to zero, and the probability scaling
factor γ is set to be 10.
Impact of block size b Figure 2(a) and 2(b) present the impact of block size b on the
expected energy consumption. Figure 2(a) shows that using a small block size dramatically
increases the energy consumption. This is partly due to the extra computation of ABFT,
which reaches 13%
(
= (16+1)
2−162
162
)
of the total computation when b = 16, and partly due to
the extra overhead needed to handle the increasing number of blocks. For larger block sizes,
the overhead becomes negligible and the energy consumption of the N-Voltage algorithm,
which does not need ABFT, remains almost constant.
Surprisingly, the energy consumption of the DP algorithms does not seem to be much
affected either. In fact, decreasing the block size decreases the number of computations
needed to execute one task, and thus the probability of failure. Then the algorithms can choose
lower voltages, which saves energy, but the overhead of ABFT associated with smaller blocks
increases. These gain and loss cancel out, and the energy consumption of these algorithms
remains quite stable for different values of b.
Figure 2(b) shows the normalized energy consumption of the algorithms with respect to
the baseline algorithm N-Voltage. The DPn-correct algorithm, which can tolerate one error, is
less likely to fail than the DPn-detect algorithm under the same voltage. This ability enables it
to either choose a lower voltage while maintaining the same error probability, or use the same
voltage while undergoing fewer failures. Both cases lead to savings in energy, between 5-10%
in the experiment depending on the block size. Note that the DP1 and DPn algorithms yield
the same energy consumption when the voltage switching cost is zero. In fact, the optimal
sequence of voltages for one task turns out to be the same for all the tasks, which is the result
of not having to pay the cost needed to reset the voltage after the completion of each task.
To better understand the performance of the algorithms, we plot in Figure 3 the failure
probability of a single task under different voltages and block sizes. It shows that, for a given
block size, there is at least one voltage below the nominal voltage with a failure probability
that is low enough, so that the nominal voltage itself is almost never needed: the execution
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Figure 3: Failure probabilities for one task under different block sizes and voltages.
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Figure 4: Impact of b and β on the expected energy consumption. In (a) and (b), the voltage
switching cost is equivalent to the energy consumed to multiply two 32 × 32 matrices at
nominal voltage without overhead, i.e., β = V 2k · τ · 323/η.
of a task will almost always succeed at a lower voltage. Therefore, the DP algorithms always
yield better energy consumption than the N-Voltage algorithm, as shown in Figure 2(b). This
is only true for small block sizes (e.g., up to b = 256). For larger block sizes, such as b = 1024,
only the nominal voltage can guarantee a failure-free execution.
Impact of probability scaling factor γ Figure 2(c) presents the effect of γ on the ex-
pected energy consumption of the DPn-correct algorithm. Recall that γ is used to scale the
error probabilities of the available voltages given in Figure 1 in order to account for the error-
handling ability of the hardware. When γ equals 0.1, the probabilities are actually higher than
the ones reported in [4]. Although it represents a pessimistic configuration, our algorithm
still yields between 2% and 5% improvement over the N-Voltage algorithm. Higher values of γ
offer more optimistic configurations owing to the better hardware error-handling technologies.
This allows our algorithm to use lower voltages and thus save more energy. In particular,
DPn-correct is able to achieve nearly 15% energy saving compared to the baseline algorithm
if there is a thousand-fold reduction in the failure probability of any single operation.
Impact of voltage switching cost β The second set of experiments focuses on the evalua-
tion of the algorithms with non-negligible voltage switching cost. Figure 4(a) and 4(b) present
the impact of voltage switching cost on the expected energy consumption of the algorithms
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under different block sizes. These figures are similar to Figure 2(a) and 2(b), except that the
voltage switching cost has been set to be equivalent to the energy consumed to multiply two
32 × 32 matrices at the nominal voltage without overhead, i.e., β = V 2k · τ · 323/η. This is
large enough to have an impact on the behavior of the algorithms.
Remember that the execution starts at the nominal voltage, so in order to lower the
voltage for the first time, it is mandatory to pay the voltage switching cost. For the DP1
algorithms, designed for a single task, it might not be beneficial to lower the voltage. This
is especially true for small tasks, where the ratio between voltage switching and computation
is relatively high. As a result, they tend to stick to the nominal (or a high) voltage, leading
to more energy consumption. On the contrary, the DPn algorithms consider the execution of
the entire chain for deriving the optimal solution. In this case, the high voltage switching cost
can be easily amortized over all tasks. These algorithms will continue to explore the lower
voltages, which according to Figure 3 can still enjoy a good success probability for small tasks.
Note that the N-Voltage algorithm never switches voltages and thus is not affected by the
voltage switching cost.
Lastly, Figure 4(c) presents the impact of β when the block size is fixed to be b = 128.
In particular, it shows the threshold values of β for which the DP1 algorithms will stop using
lower voltages and stick to the nominal voltage instead. By using the nominal voltage, they
consume more energy and become worst than the DPn algorithms, or even the N-Voltage
algorithm because of the ABFT overhead. The result shows that for small voltage switching
costs, both DP1 and DPn yield the same energy, but as soon as the switching cost reaches
the threshold, only the more advanced DPn algorithms are able to provide energy savings.
5 Conclusion
In this paper, we have proposed a software-based approach for reducing the energy consump-
tion of HPC applications. The approach exploits dynamic voltage overscaling, which aggres-
sively lowers the supply voltage below the nominal voltage. Because this technique introduces
timing erros, we have used ABFT to provide fault tolerance for matrix operations. Based
on a formal model of timing errors, we have derived an optimal polynomial-time solution to
execute a linear chain of tasks. The simulation results obtained for matrix multiplication
demonstrate that our approach indeed leads to significant energy savings compared to the
standard algorithm that always operates at (or above) the nominal voltage. The approach
seems quite promising, and we plan to extend it to deal with other scientific application
workflows.
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